


REVISIONS		DATE	APPD
ZONE	LTR	DESCRIPTION	
A		RELEASED	
		2/5/92	<i>[Signature]</i>




2. ALL CAP VALUES ARE IN MICROFARADS.
 1. ALL RESISTOR VALUES ARE IN OHMS.
- NOTES : UNLESS OTHERWISE SPECIFIED

TOLERANCES		UNLESS OTHERWISE SPECIFIED	
DEC	FRA C	ANG	
MATERIAL:			
Q.A.	1/2	2/1/92	
ENGR	CE	3/2/92	
CHECK	DeBorja	2/5/92	
DRAWN	DeBorja	1/10/91	

AUSTRON INC. AUSTIN, TEXAS		SIZE	CC-1	REV
SCHEMATIC, AC/DC, +/-GND, POWER INPUT		2	33	12
10312479		NEXT ASSY		GEN
USED ON		REF DES	FIG NO.	
APPLICATION				
DRAWN		SHEET	1	OF

ZONE	TR	DESCRIPTION	DATE	APP
A	RELEASED		2/1/82	JA



TOLERANCES UNLESS OTHERWISE SPECIFIED		DIMENSIONS IN FRACTIONS		DIMENSIONS IN DECIMALS		DIMENSIONS IN ANGLES	
CA	1/16	SIZE	3	SCALE	2/1	SHEET	1 OF 1
ENGR	3/15/82	FIG NO	10312479	SCALE	2/1	SHEET	1 OF 1
CHECKED	3/15/82	REF DES		SCALE	2/1	SHEET	1 OF 1
DRAWN	3/15/82	FIG NO		SCALE	2/1	SHEET	1 OF 1
APPLICATION		USED ON	GEN	REF DES		FIG NO	
NEXT ASSY							

AUSTRON INC.
AUSTIN, TEXAS

PCB ASSY,
AC/DC, ±GND POWER INPUT

1.4.3. Front Panel I/O (A1A2)

Reference Dwg. No. 12310754 and Dwg. No. 10310754

The Front Panel I/O assembly is the interface between the user and the instrument. Data is entered and receiver operation is modified through the keypad. Data and menu selections are displayed on the 4-line-40-character liquid crystal display.

The keys are connected to a key encoder IC (U3) in matrix fashion. When a key is pressed, the encoder debounces the closure and decodes a binary number representing that switch. This causes (U3,13) to go high, triggering the one-shot (U6), used as a latch here. IC (U6,9) goes low, producing an interrupt to the microprocessor on the Data Processor PCB. The microprocessor responds to the interrupt by reading the switch code from (U3) through buffer (U1). This clears (U3), enabling it for another closure.

The Data Processor interface to the LCD is on this board. Data lines D0 through D7 are connected to the LCD, along with control lines E1, E2, A1 and R/W. Using these signals, the Data Processor controls the LCD.


There are three two-color LEDs on the front panel, DS1, DS2 and DS3. Only the green half of DS1 is used, showing that the 5 volts is present. DS2 is the ALARM LED and DS3 is the 1 pps LED. These four LEDs (two pairs) are controlled by the Data Processor by writing data to latch (U2). The red and green LEDs of DS3 and the green LED of DS2 are turned on by setting the corresponding outputs of (U2) high. Because transistor, Q1, inverts the signal from (U2,12), the red LED of DS2 is turned on when (U2,12) is set low.

During normal operation, the Data Processor keeps the MR (memory reset) input of (U2) at a high level. If the microprocessor develops a problem, the MPUFAIL signal at J1-12 goes low, resetting (U2). This causes outputs Q0 through Q4 to go low, turning off both 1 pps LEDs and the green ALARM LED, and turning on the red ALARM LED. This gives a visual indication on the front panel that something is wrong with the instrument.

The on-time 1 pps, J1-13, triggers one-shot (U6). The output of (U5) is buffered by (U5), which has enough sink capability to turn on DS3. The period of (U6) is greater than 0.25 second, making it possible to see the LED when it lights.

NOTES:

ZONE	REV	DESCRIPTION	ECO NO.	DATE	APPRO
A	1	RELEASED		1/19/98	
B	1	ADDED 5C TIME CONSTANT R1 U6.14/15.	13472	1/29/98	



3. LAST DESIGNATORS USED: C10, CR1, DS3, J1, Q1, R12, S4, U6, U11.
2. ALL CAPACITOR VALUES ARE IN MICROFARADS.
1. ALL RESISTOR VALUES ARE IN OHMS, 1/4W, 5%.
 NOTES: UNLESS OTHERWISE SPECIFIED

REF	UCC	GND	BYPASS
DES			CP1
U6	16	8	C9
U5	14	7	C8
U4	14	7	C7
U3	20	10	C6
U2	16	8	C5
U1	20	10	C4

10310754	2201	1A1A2
10310754	2200	1A1A2
USED ON	REFERENCE FIGURE	DESIGNATOR
APPLICATION	DESIGNATOR NUMBER	

DATE	BY	CHKD	APP'D
6/10/98			
1/19/98			
1/23/98			
2/10/98			
2/10/98			
2/10/98			



AUSTRON INC
 A DITUM COMPANY

SCHEMATIC,
FRONT PANEL I/O

10310754
 39
 12310754
 B

Sheet 1 of 1

ZONE	TR	DESCRIPTION	ECO NO.	DATE	APPRO
A	RELEASED			1/19/90	JFH
B	BLU WIRE HAS BRN ADDED XSTR PAD	JFH 1.2986		6/27/90	JFH
C	ADDED C10 & R12	DonH 1.3472		10/27/91	DonH
D	REVISED PER ECO 13612			3/1/92	JFH



- NOTES:
- ▲ MOUNT FLUSH WITH PCB.
 - ▲ INSTALL AFTER WAVE SOLDER AND HAND SOLDER.
 - ▲ STRIP REVISION LETTER OF THIS DRAWING IN THE AREA SHOWN.
 - ▲ DO NOT HAVE SOLDER OR WIPER CLEAN, HAND SOLDER & CLEAN WITH ALCOHOL ONLY.

REV	DATE	BY	CHKD	DESCRIPTION
1	10/27/91	DonH	JFH	ADDED C10 & R12
2	6/27/90	JFH	JFH	RELEASED
3	1/19/90	JFH	JFH	ADDED XSTR PAD

REV	DATE	BY	CHKD	DESCRIPTION
1	10/27/91	DonH	JFH	ADDED C10 & R12
2	6/27/90	JFH	JFH	RELEASED
3	1/19/90	JFH	JFH	ADDED XSTR PAD

REV	DATE	BY	CHKD	DESCRIPTION
1	10/27/91	DonH	JFH	ADDED C10 & R12
2	6/27/90	JFH	JFH	RELEASED
3	1/19/90	JFH	JFH	ADDED XSTR PAD

8 7 6 5 4 3 2 1

AUSTRON INC
A DATUM COMPANY

PCB ASSY
FRONT PANEL I/O

10310754

41

10310754

Sheet 1 of 1

1.4.4. Oscillator Control Card

Reference Dwg. No. 12312676 and Dwg. No. 10312676

The Oscillator Control Card is composed of five major circuits. The circuits are: oscillator control, oscillator output, frequency measurement, fault detection and temperature measurement. All microprocessor control is performed through address decoding in the LCA (Logic Cell Array) (U4) and data bus buffering by (U1) and (U2). The LCA is configured by the serial PROM (U3). The oscillator is connected to the Oscillator Control Card by a cable at J1. Power is supplied to the oscillator by selecting 24 Vdc or 15 Vdc with W2. The oscillator is either an ovenized voltage controlled crystal oscillator or a rubidium oscillator. The Oscillator Control Card identification S1 is set according to the following table.

The oscillator type selection is set at the factory. If the oscillator is being changed to a different type, this section describes the hardware setting changes necessary. The oscillator is either an ovenized voltage controlled crystal oscillator or a rubidium oscillator. The oscillator type is set on the control card identification switch S1 according to the following table.

Oscillator	ID Code	S1-1	S1-2	S1-3	S1-4	W1	W2	R3
*1121←	00	0	0	0	0	2-3	1-2	INSTL
1120L	01	1	0	0	0	1-2	1-2	INSTL
1180	02	0	1	0	0	1-2	1-2	INSTL
Rb FRS	08	0	0	0	1	1-2	2-3	OPEN
Rb FRK	09	1	0	0	1	1-2	2-3	OPEN
* is the only configuration offered in Model 2201A.								


Oscillator control is achieved by the D/A converter (U6). The D/A converter receives control voltage information over the data bus and provides the control voltage as electronic tuning (ET) to the oscillator.

Oscillator output is available as 10 MHz sine wave output and buffered square wave. The jumper W1 is set for 1 Vrms or 0.5 Vrms oscillator output level to always provide 1 Vrms through sine out. Sine wave output is driven by the buffer (U7). The 10 MHz square wave is achieved by hard limiting the oscillator output with (U8), then driving an advanced CMOS gate in (U9) for the buffered output.

The frequency measurement circuit consist of an offset frequency generator, phase detector and time interval counters. An offset frequency is generated by mixing 5 MHz and 500 Hz in the LCA (U4), then filtering off 5.0005 MHz using the crystal filter circuit that includes Y1 and Q1. The 5.0005 MHz is divided to 1.0001 MHz in (U4) and phase mixed in (U13) with the external reference 1 MHz. The phase detector (U13) output is filtered by R15, C15 and (U9) to provide $100 \text{ Hz} + \Delta f_{\text{REF}}$. The $100 \text{ Hz} + \Delta f_{\text{REF}}$ clocks counter 0 of (U12) for a one second time interval output. The one second time intervals are alternately measured by the rest of (U12) and (U11) being clocked by the buffered 10 MHz. These one second interval counts with 10 MHz resolution provide phase information for the measurement of the external reference frequency.

The fault detection circuit includes detecting loss of oscillator output, loss of offset frequency output and loss of rubidium oscillator lock (when applicable). Detection of the oscillator output and offset frequency output involves rectifying and filtering each output, then detecting the resulting high level with gates in (U9). Each detected output from the gates in (U9) and the rubidium oscillator lock signal are combined in (U4) to provide the oscillator card option interrupt and fault detection status.

The temperature measurement circuit consist of the temperature sensor (U10) and the A/D converter (U5). Temperature is regularly read over the data bus for temperature compensation applications.



REV.	DESCRIPTION	DATE	BY	CHKD.
1	INITIAL DESIGN	11/15/64	J. W. B.	
2	REVISED PER ECO.	11/18/64	J. W. B.	
3	REVISED PER ECO.	11/23/64	J. W. B.	
4	REVISED PER ECO.	12/1/64	J. W. B.	
5	REVISED PER ECO.	12/1/64	J. W. B.	
6	REVISED PER ECO.	12/1/64	J. W. B.	
7	REVISED PER ECO.	12/1/64	J. W. B.	
8	REVISED PER ECO.	12/1/64	J. W. B.	

2103	2104	2105	2106	2107	2108	2109	2110	2111	2112	2113	2114	2115	2116	2117	2118	2119	2120	2121	2122	2123	2124	2125	2126	2127	2128	2129	2130	2131	2132	2133	2134	2135	2136	2137	2138	2139	2140	2141	2142	2143	2144	2145	2146	2147	2148	2149	2150	2151	2152	2153	2154	2155	2156	2157	2158	2159	2160	2161	2162	2163	2164	2165	2166	2167	2168	2169	2170	2171	2172	2173	2174	2175	2176	2177	2178	2179	2180	2181	2182	2183	2184	2185	2186	2187	2188	2189	2190	2191	2192	2193	2194	2195	2196	2197	2198	2199	2200
------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------

U1	74133PDC	10 MHz OSCILLATOR
U2	74133PDC	MONOSTABLE MULTIVIBRATOR
U3	74133PDC	MONOSTABLE MULTIVIBRATOR
U4	74133PDC	MONOSTABLE MULTIVIBRATOR
U5	74133PDC	MONOSTABLE MULTIVIBRATOR
U6	74133PDC	MONOSTABLE MULTIVIBRATOR
U7	74133PDC	MONOSTABLE MULTIVIBRATOR
U8	74133PDC	MONOSTABLE MULTIVIBRATOR
U9	74133PDC	MONOSTABLE MULTIVIBRATOR
U10	74133PDC	MONOSTABLE MULTIVIBRATOR
U11	74133PDC	MONOSTABLE MULTIVIBRATOR
U12	74133PDC	MONOSTABLE MULTIVIBRATOR
U13	74133PDC	MONOSTABLE MULTIVIBRATOR
U14	74133PDC	MONOSTABLE MULTIVIBRATOR
U15	74133PDC	MONOSTABLE MULTIVIBRATOR
U16	74133PDC	MONOSTABLE MULTIVIBRATOR
U17	74133PDC	MONOSTABLE MULTIVIBRATOR
U18	74133PDC	MONOSTABLE MULTIVIBRATOR
U19	74133PDC	MONOSTABLE MULTIVIBRATOR
U20	74133PDC	MONOSTABLE MULTIVIBRATOR
U21	74133PDC	MONOSTABLE MULTIVIBRATOR
U22	74133PDC	MONOSTABLE MULTIVIBRATOR
U23	74133PDC	MONOSTABLE MULTIVIBRATOR
U24	74133PDC	MONOSTABLE MULTIVIBRATOR
U25	74133PDC	MONOSTABLE MULTIVIBRATOR
U26	74133PDC	MONOSTABLE MULTIVIBRATOR
U27	74133PDC	MONOSTABLE MULTIVIBRATOR
U28	74133PDC	MONOSTABLE MULTIVIBRATOR
U29	74133PDC	MONOSTABLE MULTIVIBRATOR
U30	74133PDC	MONOSTABLE MULTIVIBRATOR
U31	74133PDC	MONOSTABLE MULTIVIBRATOR
U32	74133PDC	MONOSTABLE MULTIVIBRATOR
U33	74133PDC	MONOSTABLE MULTIVIBRATOR
U34	74133PDC	MONOSTABLE MULTIVIBRATOR
U35	74133PDC	MONOSTABLE MULTIVIBRATOR
U36	74133PDC	MONOSTABLE MULTIVIBRATOR
U37	74133PDC	MONOSTABLE MULTIVIBRATOR
U38	74133PDC	MONOSTABLE MULTIVIBRATOR
U39	74133PDC	MONOSTABLE MULTIVIBRATOR
U40	74133PDC	MONOSTABLE MULTIVIBRATOR
U41	74133PDC	MONOSTABLE MULTIVIBRATOR
U42	74133PDC	MONOSTABLE MULTIVIBRATOR
U43	74133PDC	MONOSTABLE MULTIVIBRATOR
U44	74133PDC	MONOSTABLE MULTIVIBRATOR
U45	74133PDC	MONOSTABLE MULTIVIBRATOR
U46	74133PDC	MONOSTABLE MULTIVIBRATOR
U47	74133PDC	MONOSTABLE MULTIVIBRATOR
U48	74133PDC	MONOSTABLE MULTIVIBRATOR
U49	74133PDC	MONOSTABLE MULTIVIBRATOR
U50	74133PDC	MONOSTABLE MULTIVIBRATOR
U51	74133PDC	MONOSTABLE MULTIVIBRATOR
U52	74133PDC	MONOSTABLE MULTIVIBRATOR
U53	74133PDC	MONOSTABLE MULTIVIBRATOR
U54	74133PDC	MONOSTABLE MULTIVIBRATOR
U55	74133PDC	MONOSTABLE MULTIVIBRATOR
U56	74133PDC	MONOSTABLE MULTIVIBRATOR
U57	74133PDC	MONOSTABLE MULTIVIBRATOR
U58	74133PDC	MONOSTABLE MULTIVIBRATOR
U59	74133PDC	MONOSTABLE MULTIVIBRATOR
U60	74133PDC	MONOSTABLE MULTIVIBRATOR
U61	74133PDC	MONOSTABLE MULTIVIBRATOR
U62	74133PDC	MONOSTABLE MULTIVIBRATOR
U63	74133PDC	MONOSTABLE MULTIVIBRATOR
U64	74133PDC	MONOSTABLE MULTIVIBRATOR
U65	74133PDC	MONOSTABLE MULTIVIBRATOR
U66	74133PDC	MONOSTABLE MULTIVIBRATOR
U67	74133PDC	MONOSTABLE MULTIVIBRATOR
U68	74133PDC	MONOSTABLE MULTIVIBRATOR
U69	74133PDC	MONOSTABLE MULTIVIBRATOR
U70	74133PDC	MONOSTABLE MULTIVIBRATOR
U71	74133PDC	MONOSTABLE MULTIVIBRATOR
U72	74133PDC	MONOSTABLE MULTIVIBRATOR
U73	74133PDC	MONOSTABLE MULTIVIBRATOR
U74	74133PDC	MONOSTABLE MULTIVIBRATOR
U75	74133PDC	MONOSTABLE MULTIVIBRATOR
U76	74133PDC	MONOSTABLE MULTIVIBRATOR
U77	74133PDC	MONOSTABLE MULTIVIBRATOR
U78	74133PDC	MONOSTABLE MULTIVIBRATOR
U79	74133PDC	MONOSTABLE MULTIVIBRATOR
U80	74133PDC	MONOSTABLE MULTIVIBRATOR
U81	74133PDC	MONOSTABLE MULTIVIBRATOR
U82	74133PDC	MONOSTABLE MULTIVIBRATOR
U83	74133PDC	MONOSTABLE MULTIVIBRATOR
U84	74133PDC	MONOSTABLE MULTIVIBRATOR
U85	74133PDC	MONOSTABLE MULTIVIBRATOR
U86	74133PDC	MONOSTABLE MULTIVIBRATOR
U87	74133PDC	MONOSTABLE MULTIVIBRATOR
U88	74133PDC	MONOSTABLE MULTIVIBRATOR
U89	74133PDC	MONOSTABLE MULTIVIBRATOR
U90	74133PDC	MONOSTABLE MULTIVIBRATOR
U91	74133PDC	MONOSTABLE MULTIVIBRATOR
U92	74133PDC	MONOSTABLE MULTIVIBRATOR
U93	74133PDC	MONOSTABLE MULTIVIBRATOR
U94	74133PDC	MONOSTABLE MULTIVIBRATOR
U95	74133PDC	MONOSTABLE MULTIVIBRATOR
U96	74133PDC	MONOSTABLE MULTIVIBRATOR
U97	74133PDC	MONOSTABLE MULTIVIBRATOR
U98	74133PDC	MONOSTABLE MULTIVIBRATOR
U99	74133PDC	MONOSTABLE MULTIVIBRATOR
U100	74133PDC	MONOSTABLE MULTIVIBRATOR

Δ REQUIRE BY IN APPLICATIONS READING A MEDIUM OSCILLATOR.
 1. ALL CAPACITOR VALUES ARE IN MICROFARADS.
 2. ALL RESISTOR VALUES ARE IN OHMS UNLESS OTHERWISE SPECIFIED.

1.4.5. Data Processor

Reference Dwg. No. 12312798 and Dwg. No. 10312798

The Data Processor consists of a 68010 microprocessor (U18), 512 Kbytes of EPROM [(U14), (U15), (U30) and (U31)], 256 Kbytes of static RAM [(U50) and (U51)], 4 Kbytes of battery-backed RAM [(U13) and (U29)], a time-interval-counter (sheet 2 of schematic), interrupt processing circuitry and various interface ICs.

The heart of the Data Processor PCB is the 68010 microprocessor. It is a 16-bit MPU, with 32-bit internal operations. Data reads and data writes are handled asynchronously. That is, when a data access is begun, the microprocessor waits until either \overline{DTACK} or \overline{VPA} is pulled active low, indicating that the device being accessed is ready to give or take data. This allows slow devices time to respond. When the device is ready, it asserts \overline{DTACK} or \overline{VPA} , allowing the microprocessor to complete the access.

When power is applied, the power detect circuit (U11) forces the Reset and Halt inputs to the MPU low for at least 0.25 second after the 5 volts passes 4 volts. This causes a general reset of the MPU. At the end of the delay, the Reset and Halt lines go high, allowing the MPU to function normally. During normal operation of the receiver, (U11) monitors the 5 volt line. If it ever drops below approximately 4 volts, (U11) generates a Reset and Halt to the microprocessor. Within 0.25 second of the 5 volt line returning to normal, (U11) sets Reset and Halt high, resuming normal operation. This prevents activity when the 5 volt power is low enough to cause improper operation.

The MPU clock is derived from the 20 MHz oscillator (U2) by dividing it by two in (U1). This 10 MHz clock provides the necessary timing for instruction execution.

The MPU address and data lines are connected to the four EPROM ICs, which are organized as 256 K words. Contained within the EPROMs is the software which controls the instrument. In the simplest terms, the microprocessor removes an instruction from the EPROMs, determines what the instruction is, then performs that instruction. When it is through, it takes another instruction and continues. $\overline{PROM1}$ and $\overline{PROM2}$ are the enable signals for the EPROMs, and are generated by (U17).

The static RAM is organized as 128 K words, but each byte can be accessed separately, giving 256 K individual bytes. Static RAM ICs (U50) and (U51) make up this RAM with (U50) being on the even byte boundaries and (U51) on the odd. They are selected with the $\overline{RAM1H}$ and $\overline{RAM1L}$ signals generated by (U17).

The battery-backed memory is organized as 4 Kbytes. It consists of two, 2 Kbyte RAM ICs, each with its own internal battery. (U29) and (U13) are identical in pinout and have the same capacity, but (U13) includes a real-time-clock. This clock continues to function while the main power is off, eliminating the need to reset time-of-day and date every time power is restored. The data stored within these RAMs is also retained while power is off.

ICs (U16), (U17) and (U32), are specially programmed ICs that decode the address lines to produce the strobes necessary for the MPU to access the hardware. Each IC produces its own set of strobes, controlling particular parts of the hardware. On the schematic, the inputs for these ICs are shown on the left and the outputs on the right.

IC (U46) is a specially programmed IC that controls the interrupts in the receiver. There are seven priority levels of interrupts on the Data Processor. The highest level is $\overline{INT7}$ (U46,2) and the lowest is $\overline{INT1}$ (U46,8). IC (U46) monitors these seven interrupts. When one occurs, it assigns the interrupt a 3-bit code and outputs it to the microprocessor on $\overline{IPL0}$, $\overline{IPL1}$ and $\overline{IPL2}$.

When the microprocessor recognizes this interrupt, it responds by setting FC0, FC1, and FC2 high. IC (U46) then completes the handshake by pulling \overline{A} low. When the software that services that interrupt is run, the interrupt is cleared and $\overline{IPL0}$, $\overline{IPL1}$, $\overline{IPL2}$ and \overline{VPA} go inactive high. If a second interrupt occurs at the same time as the first, and if it has a higher priority, the 3-bit code of the second interrupt is sent to the microprocessor, even though the first has not been serviced. If a second interrupt of lower priority occurs, its code will not be placed on the bus until the higher priority interrupt has been cleared.

Shift register (U43) is a watchdog timer, that monitors the microprocessor \overline{AS} line for abnormal operation. When \overline{AS} goes low, \overline{PL} goes high and (U43) begins clocking a logic one through its eight flip-flops, at a 1.0 MHz rate. If the \overline{AS} line has not returned high by the eighth clock pulse (after 8 microseconds) output \overline{QH} goes low, causing a bus error (\overline{BERR}). The microprocessor responds in a fashion appropriate for the time of occurrence. If \overline{AS} goes high in less than 8 microseconds (it usually goes high within 275 nanoseconds) \overline{BERR} is not generated.

Decoder IC (U9) decodes address lines A13, A14 and A15, along with the $\overline{OPTIONS}$ strobe, to generate the select strobes for the option slots. One strobe goes to each of the plug-in slots on the rear panel, except for slot A8 (Antenna Interface module). The eighth strobe goes to the Oscillator slot.

ICs (U3), (U4), (U5) and (U8) buffer the 23 address lines and various microprocessor control lines, before they are connected to PCB edge-connector P1. ICs (U6) and (U7) buffer the 16 data lines.

On sheet 2 of the Data Processor schematic you will find the schematic of the time interval counter. The microprocessor controls the operation of this circuit and processes the output. A discussion of the operation of this circuit follows.

In normal operation, the microprocessor sets the two flip-flops in (U45) to 0 (U45,5) and 0 (U45,9), which determine the YA and YB outputs of multiplexer (U10). This causes the time interval counter to start on the occurrence of the Internal 1 pps (YA output) and stop on the next occurrence of the External 1 pps (YB output).

When the START pulse occurs, (U49,9) goes high, enabling the STOP input [other half of (U49)]. At the same time, (U49,8) goes low, starting integrator (U27) ramping from a slightly negative level in a positive direction. On the first rising edge of the 5 MHz clock, the QA output of shift register (U48) goes high. This results in the output of NAND gate (U47,11) going low, enabling counters 1 and 2 in (U19). As long as (U19,4) is high, this 32-bit counter counts the 5 MHz clock.

On the second rising edge of the 5 MHz clock after the start pulse, output QB of (U48) goes high. This causes track-and-hold (U26) to go into the hold state, saving the current value of the voltage ramp from integrator (U27). On the fourth rising edge of the 5 MHz clock, output QD of (U48) goes high, clocking (U44). IC (U44,8) goes low, generating an interrupt to the microprocessor. The microprocessor responds to this interrupt by strobing A/D converter (U25) causing it to begin converting the voltage saved in (U26).


When the STOP pulse occurs, (U49,6) goes low, starting integrator (U22) ramping from a slightly negative level, in a positive direction. On the second rising edge of the 5 MHz clock, the QB output (pin 12) of shift register (U48) goes high, putting track/hold (U21) in the hold state, saving the current value of the voltage ramp from integrator (U22). At the same time, (U47,6) goes low and (U47,11) goes high, stopping counter (U19). When the fourth rising edge of the 5 MHz clock occurs, the QD output of (U48) pin 2 goes high, causing an interrupt. The

microprocessor responds to this interrupt by strobing A/D converter (U20) causing it to begin converting the voltage saved in (U21).

After a short delay, the microprocessor reads the contents of (U25) and (U20), and the contents of counters 1 and 2 in (U19). This data is then processed by the microprocessor to get the time interval between the two pulses. As soon as that is completed, a new cycle can begin.

NOTES:

REV	DATE	DESCRIPTION
1	7/8/51	P1 - 4
2		
3		
4		
5		



Pinout Table for ICs:

IC	Pin	Symbol	Pin	Symbol
U1	1	5V	14	5V
U2	1	5V	14	5V
U3	1	5V	14	5V
U4	1	5V	14	5V
U5	1	5V	14	5V
U6	1	5V	14	5V
U7	1	5V	14	5V
U8	1	5V	14	5V
U9	1	5V	14	5V
U10	1	5V	14	5V
U11	1	5V	14	5V
U12	1	5V	14	5V
U13	1	5V	14	5V
U14	1	5V	14	5V
U15	1	5V	14	5V
U16	1	5V	14	5V
U17	1	5V	14	5V
U18	1	5V	14	5V
U19	1	5V	14	5V

NOTES: UNLESS OTHERWISE SPECIFIED:
 1. ALL RESISTOR VALUES ARE IN OHMS UNLESS OTHERWISE SPECIFIED.
 2. ALL CAPACITOR VALUES ARE IN MICROSECONDS UNLESS OTHERWISE SPECIFIED.
 3. ALL DIMENSIONS ARE IN INCHES UNLESS OTHERWISE SPECIFIED.

IC	Pin	Symbol	Pin	Symbol
U1	1	5V	14	5V
U2	1	5V	14	5V
U3	1	5V	14	5V
U4	1	5V	14	5V
U5	1	5V	14	5V
U6	1	5V	14	5V
U7	1	5V	14	5V
U8	1	5V	14	5V
U9	1	5V	14	5V
U10	1	5V	14	5V
U11	1	5V	14	5V
U12	1	5V	14	5V
U13	1	5V	14	5V
U14	1	5V	14	5V
U15	1	5V	14	5V
U16	1	5V	14	5V
U17	1	5V	14	5V
U18	1	5V	14	5V
U19	1	5V	14	5V

IC	Pin	Symbol	Pin	Symbol
U1	1	5V	14	5V
U2	1	5V	14	5V
U3	1	5V	14	5V
U4	1	5V	14	5V
U5	1	5V	14	5V
U6	1	5V	14	5V
U7	1	5V	14	5V
U8	1	5V	14	5V
U9	1	5V	14	5V
U10	1	5V	14	5V
U11	1	5V	14	5V
U12	1	5V	14	5V
U13	1	5V	14	5V
U14	1	5V	14	5V
U15	1	5V	14	5V
U16	1	5V	14	5V
U17	1	5V	14	5V
U18	1	5V	14	5V
U19	1	5V	14	5V


IC	Pin	Symbol	Pin	Symbol
U1	1	5V	14	5V
U2	1	5V	14	5V
U3	1	5V	14	5V
U4	1	5V	14	5V
U5	1	5V	14	5V
U6	1	5V	14	5V
U7	1	5V	14	5V
U8	1	5V	14	5V
U9	1	5V	14	5V
U10	1	5V	14	5V
U11	1	5V	14	5V
U12	1	5V	14	5V
U13	1	5V	14	5V
U14	1	5V	14	5V
U15	1	5V	14	5V
U16	1	5V	14	5V
U17	1	5V	14	5V
U18	1	5V	14	5V
U19	1	5V	14	5V

IC	Pin	Symbol	Pin	Symbol
U1	1	5V	14	5V
U2	1	5V	14	5V
U3	1	5V	14	5V
U4	1	5V	14	5V
U5	1	5V	14	5V
U6	1	5V	14	5V
U7	1	5V	14	5V
U8	1	5V	14	5V
U9	1	5V	14	5V
U10	1	5V	14	5V
U11	1	5V	14	5V
U12	1	5V	14	5V
U13	1	5V	14	5V
U14	1	5V	14	5V
U15	1	5V	14	5V
U16	1	5V	14	5V
U17	1	5V	14	5V
U18	1	5V	14	5V
U19	1	5V	14	5V

IC	Pin	Symbol	Pin	Symbol
U1	1	5V	14	5V
U2	1	5V	14	5V
U3	1	5V	14	5V
U4	1	5V	14	5V
U5	1	5V	14	5V
U6	1	5V	14	5V
U7	1	5V	14	5V
U8	1	5V	14	5V
U9	1	5V	14	5V
U10	1	5V	14	5V
U11	1	5V	14	5V
U12	1	5V	14	5V
U13	1	5V	14	5V
U14	1	5V	14	5V
U15	1	5V	14	5V
U16	1	5V	14	5V
U17	1	5V	14	5V
U18	1	5V	14	5V
U19	1	5V	14	5V

IC	Pin	Symbol	Pin	Symbol
U1	1	5V	14	5V
U2	1	5V	14	5V
U3	1	5V	14	5V
U4	1	5V	14	5V
U5	1	5V	14	5V
U6	1	5V	14	5V
U7	1	5V	14	5V
U8	1	5V	14	5V
U9	1	5V	14	5V
U10	1	5V	14	5V
U11	1	5V	14	5V
U12	1	5V	14	5V
U13	1	5V	14	5V
U14	1	5V	14	5V
U15	1	5V	14	5V
U16	1	5V	14	5V
U17	1	5V	14	5V
U18	1	5V	14	5V
U19	1	5V	14	5V

ASTRON INC.
 1231 2798
 53




NOTE: UNLESS OTHERWISE SPECIFIED

55

12312798
NO DISCRETE

REV	DATE	BY	CHKD
1			
2			
3			
4			
5			
6			
7			
8			



- SEC MODEL NO. TABLE FOR PROPER EPROM & PAL SET.
- INDICATES PART NOT INSTALLED ON PCB.
- THESE IC'S ARE INSTALLED AT TEST LEVEL BY THE TEST CELL.
- SWAP REVISION LEVEL OF THIS OAG, WHERE SHOWN.
- INSURE ALL SOCKETS & CONNECTIONS ARE MOUNTED FLUSH TO PCB.
- ALWAYS SOLDER IC SOCKETS ONLY. INSTALL IC'S AFTER WARE SOLDER.
- REFER TO SOCKET LOCATION TABLE BEFORE INSTALLING SOCKETS.

MODEL NO.	REV.	DATE	BY	CHKD.	APP.	REV.	DATE	BY	CHKD.	APP.
10312798	1.0	11/09/91								
10312798	1.1	13/09/91								
10312798	1.2	13/09/91								
10312798	1.3	13/09/91								
10312798	1.4	13/09/91								
10312798	1.5	13/09/91								
10312798	1.6	13/09/91								
10312798	1.7	13/09/91								
10312798	1.8	13/09/91								
10312798	1.9	13/09/91								
10312798	2.0	13/09/91								

MODEL NO. TABLE

MODEL NO.	REV.	DATE	BY	CHKD.	APP.
10312798	1.0	11/09/91			
10312798	1.1	13/09/91			
10312798	1.2	13/09/91			
10312798	1.3	13/09/91			
10312798	1.4	13/09/91			
10312798	1.5	13/09/91			
10312798	1.6	13/09/91			
10312798	1.7	13/09/91			
10312798	1.8	13/09/91			
10312798	1.9	13/09/91			
10312798	2.0	13/09/91			

SOCKET LOCATION TABLE

REF. LIST NUMBER	SOCKET	IC	REV.	DATE	BY	CHKD.	APP.
U1	551016-0023	68010	1.0	11/09/91			
U2	551016-0024	AM9513A	1.0	11/09/91			
U3	551016-0025	AD7576	1.0	11/09/91			
U4	551016-0026	AD585	1.0	11/09/91			
U5	551016-0027	628128	1.0	11/09/91			
U6	551016-0028	MK48T128	1.0	11/09/91			
U7	551016-0029	MK48202	1.0	11/09/91			
U8	551016-0030	HC05	1.0	11/09/91			
U9	551016-0031	ACT74	1.0	11/09/91			
U10	551016-0032	20MH2 XO-43B	1.0	11/09/91			
U11	551016-0033	LK	1.0	11/09/91			
U12	551016-0034	R3	1.0	11/09/91			
U13	551016-0035	R2	1.0	11/09/91			
U14	551016-0036	L1	1.0	11/09/91			
U15	551016-0037	UK200	1.0	11/09/91			
U16	551016-0038	UR10	1.0	11/09/91			
U17	551016-0039	UR9	1.0	11/09/91			
U18	551016-0040	UR8	1.0	11/09/91			
U19	551016-0041	UR7	1.0	11/09/91			
U20	551016-0042	UR6	1.0	11/09/91			
U21	551016-0043	UR5	1.0	11/09/91			
U22	551016-0044	UR4	1.0	11/09/91			
U23	551016-0045	UR3	1.0	11/09/91			
U24	551016-0046	UR2	1.0	11/09/91			
U25	551016-0047	UR1	1.0	11/09/91			
U26	551016-0048	UR0	1.0	11/09/91			

PCB ASSY, ENHANCED DATA PROCESSOR

10312798

57

1

1.4.6. Signal Controller (A2A3)

Reference Dwg. No. 12310952 and Dwg. No. 10310952

The Signal Controller is responsible for acquiring and tracking the satellites. It also controls the hardware that produces the 1 pps. It consists of a 68010 microprocessor, 16 Kbytes of EPROM, 4 Kbytes of dual port RAM and the C/A code generator. In addition to controlling all of the Signal Processor hardware, it takes commands from the Data Processor and sends satellite data to the Data Processor, via the dual port RAM.

The heart of the Signal Controller PCB is the 68010 microprocessor. It is a 16-bit MPU, with 32-bit internal operations. Data reads and data writes are handled asynchronously. That is, when a data access is begun, the microprocessor waits until either \overline{DTACK} or \overline{VPA} is pulled active low, indicating that the device being accessed is ready to give or take data. This allows slow devices time to respond. When the device is ready, it asserts \overline{DTACK} or \overline{VPA} , allowing the microprocessor to complete the access.

When power is turned on, (U13) sets its output, pin 5, high for at least 0.25 second. This pulls the Reset and Halt inputs of the microprocessor low, producing a general reset. After the delay, (U13,5) goes low and the microprocessor begins to function normally. During normal operation of the receiver, (U13) monitors the 5 volt line. If it ever drops below approximately 4 volts, (U13) generates a Reset and Halt to the microprocessor. Within 0.25 second of the 5 volt line returning to normal, (U13) sets Reset and Halt high, resuming normal operation. This prevents activity when the 5 volt power is low enough to cause improper operation.

The microprocessor clock is derived from the 20 MHz oscillator (U8) by dividing it by two in (U9). This 10 MHz clock provides the necessary timing for instruction execution.

The microprocessor address and data lines are connected to the two EPROM ICs, which are organized as eight K words. Contained within the EPROMs is the software which controls the instrument. In the simplest terms, the microprocessor removes an instruction from the EPROMs, determines what the instruction is, then performs that instruction. When it is through, it takes another instruction and continues. ROMU and ROML are the enable signals for the EPROMs, and are generated by (U21).

The dual port RAM is organized as 4 Kbytes of RAM, consisting of two 2 Kbyte dual port RAMs, (U6) and (U7). ICs (U6) and (U7) are similar, but (U7) is subordinate to (U6). When the RAM is selected by both microprocessors, (U6) determines which microprocessor must wait. It then pulls the appropriate BUSY output low (asserted). The BUSY input of (U7) is connected to this same signal and responds the same as (U6). When the other microprocessor has finished its access of the RAM, the BUSY line goes high, allowing the delayed microprocessor to finish its access. This prevents problems when both microprocessors attempt to access the same location in the RAM ICs at the same time.

IC (U4) is a specially programmed IC that controls the interrupts on the Signal Controller board. There are seven priority levels of interrupts on the Signal Controller. The highest level is $\overline{INT7}$ (U4,2) and the lowest is $\overline{INT1}$ (U4,8). IC (U4) monitors these seven interrupts. When one occurs, it assigns the interrupt a 3-bit code and outputs it to the microprocessor on $\overline{IPL0}$, $\overline{IPL1}$ and $\overline{IPL2}$. When the microprocessor recognizes this interrupt, it responds by setting FC0, FC1, and FC2 high. IC (U4) then completes the handshake by pulling \overline{VPA} low. When the software that services that interrupt is run, the interrupt is cleared and $\overline{IPL0}$, $\overline{IPL1}$, $\overline{IPL2}$ and \overline{VPA} go inactive high. If a second interrupt occurs at the same time as the first, and if it has a higher priority, the 3-bit code of the second interrupt is sent to the microprocessor, even though the

first has not yet been serviced. If a second interrupt of lower priority occurs, its code will not be placed on the bus until the higher priority interrupt has been cleared.

Latches (U9) and (U3) latch the occurrence of interrupts MSINT (interrupt every millisecond), ADINT1 (first A/D interrupt) and ADINT2 (second A/D interrupt). When these interrupts are serviced, the microprocessor clears the appropriate flip-flop by writing a zero into the proper bit of latch (U10). The corresponding output of (U10) goes to the reset input of the flip-flop that latched the interrupt. The bit is then set high, to allow another interrupt (it can also be left low to inhibit interrupts).

ICs (U19), (U20) and (U21) are specially programmed to decode the microprocessor address lines, various microprocessor control lines and other signals, to generate several device enable strobes. On the schematic, the inputs are shown on the left side of the logic block and the outputs are shown on the right. Each IC produces its own set of strobes, controlling particular parts of the hardware.

The circuit consisting of (U1), (U2), (U11), (U12), (U17) and (U18) produces the C/A code for each of the satellites being tracked. A 10-bit counter in (U11) and (U17) counts continuously from 0000 to 1022, strobing the lower 10 address lines of EPROM (U1). EPROM (U1) is programmed with all of the possible C/A codes. With each new count, a new byte in the EPROM is accessed and sent to the inputs of multiplexer (U2). Three outputs from latch (U12) (pins 17, 16, 15) are set by the microprocessor and are connected to the select inputs, S0-S2, of (U2). The 3-bit code on these lines selects one of the bits of the 8-bit byte coming from the EPROM. As the 10-bit counter increments, a sequence of ONES and ZEROS appears at pin 19 of (U2).

By changing the three select lines of (U2), eight different C/A codes can be accessed in this way. Three additional control lines, (U12,14), (U12,13) and (U12,12), control the three most significant address lines of the EPROM. These three lines can be coded to access eight different blocks of memory in the EPROM. This means that eight blocks of the EPROM contain eight different C/A code sequences, giving a total of 64 possible 1023-bit codes.

REF	UIC	QNO	BYPASS
U1	28	14	C2
U2	28	14	C2
U3	16	8	C4
U4	30	14	C3
U5	14	16, 23, 24	C5, C7
U6	48	24	C6
U7	48	24	C6
U8	48	24	C6

REF	UIC	QNO	BYPASS
U9	28	14	C2
U10	28	14	C2
U11	16	8	C4
U12	30	14	C3
U13	14	16, 23, 24	C5, C7
U14	48	24	C6
U15	48	24	C6
U16	48	24	C6

REF	UIC	QNO	BYPASS
U17	28	14	C2
U18	28	14	C2
U19	16	8	C4
U20	30	14	C3
U21	14	16, 23, 24	C5, C7
U22	48	24	C6
U23	48	24	C6
U24	48	24	C6

REF	UIC	QNO	BYPASS
U25	28	14	C2
U26	28	14	C2
U27	16	8	C4
U28	30	14	C3
U29	14	16, 23, 24	C5, C7
U30	48	24	C6
U31	48	24	C6
U32	48	24	C6

REF	UIC	QNO	BYPASS
U33	28	14	C2
U34	28	14	C2
U35	16	8	C4
U36	30	14	C3
U37	14	16, 23, 24	C5, C7
U38	48	24	C6
U39	48	24	C6
U40	48	24	C6


REF	UIC	QNO	BYPASS
U41	28	14	C2
U42	28	14	C2
U43	16	8	C4
U44	30	14	C3
U45	14	16, 23, 24	C5, C7
U46	48	24	C6
U47	48	24	C6
U48	48	24	C6

REF	UIC	QNO	BYPASS
U49	28	14	C2
U50	28	14	C2
U51	16	8	C4
U52	30	14	C3
U53	14	16, 23, 24	C5, C7
U54	48	24	C6
U55	48	24	C6
U56	48	24	C6

REF	UIC	QNO	BYPASS
U57	28	14	C2
U58	28	14	C2
U59	16	8	C4
U60	30	14	C3
U61	14	16, 23, 24	C5, C7
U62	48	24	C6
U63	48	24	C6
U64	48	24	C6

REF	UIC	QNO	BYPASS
U65	28	14	C2
U66	28	14	C2
U67	16	8	C4
U68	30	14	C3
U69	14	16, 23, 24	C5, C7
U70	48	24	C6
U71	48	24	C6
U72	48	24	C6

REF	UIC	QNO	BYPASS
U73	28	14	C2
U74	28	14	C2
U75	16	8	C4
U76	30	14	C3
U77	14	16, 23, 24	C5, C7
U78	48	24	C6
U79	48	24	C6
U80	48	24	C6



U1: 800885 FOR NORMAL OPERATION.
 1. ALL RESISTOR VALUES ARE IN OHMS UNLESS OTHERWISE SPECIFIED.

REF	UIC	QNO	BYPASS
U73	28	14	C2
U74	28	14	C2
U75	16	8	C4
U76	30	14	C3
U77	14	16, 23, 24	C5, C7
U78	48	24	C6
U79	48	24	C6
U80	48	24	C6

SCHEMATIC, GPS
 SIGNAL CONTROLLER
 12310952
 500 DCH050

AVSTRONICS
 61

